Skip to content

Conversation

realqhc
Copy link
Contributor

@realqhc realqhc commented May 30, 2024

Code generation from simple add <4 x i8> %a, %b is working right now, however it seems that RVV extension supports VP operations. I am working on bringing support for VP operations to XCVsimd.

realqhc added 2 commits May 9, 2024 18:31
…ype to existing codegen patterns

Add RVP vector types to GPR and explict type to existing codegen patterns which couldn't infer all types.

From: https://reviews.llvm.org/D100288
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant