Skip to content

Issues: pulp-platform/riscv-dbg

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

26 Open 45 Closed
26 Open 45 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Timing of DMI req/rsp signals
#166 opened Jun 20, 2024 by rswarbrick
3
Behaviour when JTAG clock is much faster than the system clock
#163 opened May 29, 2024 by rswarbrick
3
JTAG_TAP status can't be exited shift_ir, and traped in loop
#162 opened May 22, 2024 by Lebattt
dmcontrol.haltreq should always read as 0
#161 opened May 21, 2024 by bcstrongx
remote bitbang failing on halt command and sampling wrong IR capture
#153 opened Mar 20, 2023 by ElectronicBatman
questions about -rtos riscv in dm_compliance_test.cfg
#149 opened Dec 16, 2022 by coderalai
Assertion failure expected?
#137 opened Sep 20, 2022 by dpetrisko
2
compile error: can't find module cdc_2phase_clearable bug Something isn't working
#131 opened Apr 27, 2022 by damnsavage
@bluewww
3
[sba] Add support for response timeout
#128 opened Mar 17, 2022 by sriyerg
Port .travis.yml to github actions
#126 opened Mar 6, 2022 by bluewww
DCSR cause field
#122 opened Jan 4, 2022 by sriharich20
Feature request: Update DM according to debug spec V1.0.0
#119 opened Oct 19, 2021 by silabs-oysteink
ndmreset acknowledgement and resetting halted state in dm_mem
#118 opened Sep 9, 2021 by GregAC
1
low power design considerations
#114 opened Jul 3, 2021 by lighteningfingers
1
Genus can't synthesize V0.2 (currently used in PULPissimo)
#107 opened Jan 27, 2021 by abettati
Broken link documentation
#105 opened Dec 23, 2020 by mundaym
dm_csrs.resp_queue_pop set also when cmdbusy_i=1
#103 opened Dec 18, 2020 by masgia
1
Can't interact with OpenOCD/GDB using dm_debug.cfg script.
#99 opened Nov 9, 2020 by yandaweixx
behavior of testbench
#97 opened Nov 3, 2020 by ShraddhaDevaiya
11
32-bit and 64-bit (XLEN) harts using the same debug module
#95 opened Oct 28, 2020 by bluewww
Feature request: Implement dmihardreset enhancement New feature or request
#87 opened Oct 12, 2020 by Silabs-ArjanB
Vivado/ModelSim simulation Hanging need more information
#80 opened Sep 15, 2020 by adeel47
4
Requirements on clk_i in relationship to tck_i and related constraints
#76 opened Jul 29, 2020 by Silabs-ArjanB
2
OpenOCD and ndmreset signal reset issue bug Something isn't working
#65 opened Jun 13, 2020 by imi415
3
sberror is not signaled if sbaccess is invalid bug Something isn't working
#58 opened May 11, 2020 by bluewww
1
10
ProTip! Follow long discussions with comments:>50.