Direct-Mapped-Cache-in-Verilog

This project implements the datapath of a direct mapped cache in Verilog as part of the undergraduate fourth year VLSI Design Lab project at BUET.