Skip to content

Final assignment of Logic Networks course project at Politecnico di Milano

Notifications You must be signed in to change notification settings

riccardodesanti/logic-networks-project

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

10 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

logic-networks-project

Final assignment of the Logic Networks course at Politecnico di Milano, year 2019-2020.

The project objective has been to model and implement the behavioural level of a Finite State Machine (FSM) that can encode information according to the Working-zone Encoding. For more information check this out.

About

Final assignment of Logic Networks course project at Politecnico di Milano

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Languages

  • VHDL 100.0%