Skip to content

clarify PTE fault exception priority, and add into instruction pages#485

Merged
tariqkurd-repo merged 9 commits intomainfrom
pte_clarification
Dec 17, 2024
Merged

clarify PTE fault exception priority, and add into instruction pages#485
tariqkurd-repo merged 9 commits intomainfrom
pte_clarification

Conversation

@tariqkurd-repo
Copy link
Copy Markdown
Collaborator

Fixes #484

Copy link
Copy Markdown
Contributor

@Timmmm Timmmm left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks!

Comment thread src/cheri-pte-ext.adoc Outdated
Copy link
Copy Markdown
Contributor

@Timmmm Timmmm left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yeah I think this is unambiguous, and can be implemented easily in Sail, and I can't see any reason why it would be hard to implement in designs. Just one minor typo.

Comment thread src/cheri-pte-ext.adoc Outdated
Signed-off-by: Tariq Kurd <tariqandlaura@gmail.com>
Comment thread src/hypervisor-integration.adoc Outdated
Comment thread src/hypervisor-integration.adoc Outdated
Signed-off-by: Tariq Kurd <tariqandlaura@gmail.com>
@tariqkurd-repo tariqkurd-repo merged commit 5c80367 into main Dec 17, 2024
@tariqkurd-repo tariqkurd-repo deleted the pte_clarification branch December 17, 2024 12:05
|==============================================================================

If a store page fault is caused by a CHERI <<cheri_pte_ext,PTE>> fault, then set bit zero of <<mtval2>> to 1 and all other bits to 0, otherwise set all bits to zero.
NOTE: Reporting both allows the software the choice about which action to take first, for example a write to a
Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This confuses me. Load-side revocation will never do any sweeping on stores, so value 2 isn't useful, it will be treated the same as 1. As for loads, yes, sweeping occurs there, but there's nothing else really to do if both faults occur (for non-tag-dependent implementations) over and above just a CHERI PTE fault, and if your implementation is tag-dependent then the RISC-V page fault and CHERI PTE fault are strictly serial so it's impossible to have both at once.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Priority of CHERI page faults

3 participants