Add an exclude list for known failing Hifive1 tests (#485)

* Add an exclude list for known failing Hifive1 tests This commit adds a list of known failing tests based on: riscv-collab/riscv-openocd#869 (comment) * Fix name of the HiFive1 flash target Signed-off-by: Marek Vrbka <[email protected]> --------- Signed-off-by: Marek Vrbka <[email protected]>
riscv · Jul 13, 2023 · 5e62d38 · 5e62d38
1 parent ed0a63e
commit 5e62d38
Showing 1 changed file with 28 additions and 0 deletions.
diff --git a/debug/hifive1_excludes.yaml b/debug/hifive1_excludes.yaml
@@ -0,0 +1,28 @@
+# Below are known failing tests on riscv-openocd on HiFive1 board, rev. A01.
+# This board uses the legacy debug spec v 0.11.
+
+# Tested on Jun-26-2023.
+# riscv-openocd commit: a45589d60aa6864475fddcded885c8ff47d50be1
+# riscv-tests commit: 7b52ba3b7167acb4d8b38f4d4633112b4699cb26
+
+all:
+  - EtriggerTest
+  - IcountTest
+  - InstantHaltTest
+  - ItriggerTest
+  - MemorySampleMixed
+  - MemorySampleSingle
+  - MemTestReadInvalid
+  - RepeatReadTest
+  - Semihosting
+  - SemihostingFileio
+
+HiFive1Flash:
+  - DebugBreakpoint
+  - DebugExit
+  - DebugFunctionCall
+  - Hwbp1
+  - Hwbp2
+  - Registers
+  - TooManyHwbp
+  - UserInterrupt