Popular repositories Loading

1. tcl_session1 tcl_session1 Public

   1

2. synthosphere synthosphere Public

   yosys

   Verilog

3. 25day-challenge- 25day-challenge- Public

4. amba_apb_simple-bus-architecture-design-using-verilog- amba_apb_simple-bus-architecture-design-using-verilog- Public

   This project involved designing and implementing an APB bus controller using Verilog. The controller efficiently manages data transfers between a master and multiple slave devices, adhering to the …