Skip to content

Thunderbolt16 is a 16 bit non piplined RISC processor.

Notifications You must be signed in to change notification settings

saursin/Thunderbolt16

Repository files navigation

Thunderbolt16

Thunderbolt16 is a 16-Bit non piplined RISC processor, which runs on a 32-bit Instruction set Architecture. The design was simulated on Logisim-Evolution 4.0.1 & assembler programmed in python 2.7

circuit diagram

it supports 64KB of address space and Dedicate IO instructions. ISA is provided in file "OP_excel.ods" file

TbAssembler is a two pass assembler that assembles 'code.txt' file into bytecode sequece (code_bytecode.txt) that can be loaded into RAM during Logisim simulation.

The command line syntax of Assembler is as follows:
python assembler.py (filename).txt (debug flag)
file name: it is of .txt format
debug flag: '-d' : prints address mapping of all detected commands, labels, variables and output bytecode sequence.

Assembly language reference & sample codes will be uploaded in upcoming commits.

About

Thunderbolt16 is a 16 bit non piplined RISC processor.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published