Skip to content

Actions: simd-everywhere/simde

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,677 workflow runs
1,677 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Fix SQDMULL implementation for 32-bit inputs.
CI #4315: Pull request #1255 synchronize by Syonyk
January 3, 2025 05:54 56m 24s Syonyk:qdmull_fix
January 3, 2025 05:54 56m 24s
Fix SQDMULL implementation for 32-bit inputs.
CodeQL #1923: Pull request #1255 synchronize by Syonyk
January 3, 2025 05:54 37m 42s Syonyk:qdmull_fix
January 3, 2025 05:54 37m 42s
x86 sse2: fix _mm_pause for RISCV systems
OSSAR #616: Commit ed042d5 pushed by mr-c
January 3, 2025 05:38 1m 49s master
January 3, 2025 05:38 1m 49s
x86 sse2: fix _mm_pause for RISCV systems
deploy #253: Commit ed042d5 pushed by mr-c
January 3, 2025 05:38 44s master
January 3, 2025 05:38 44s
x86 sse2: fix _mm_pause for RISCV systems
CI #4314: Commit ed042d5 pushed by mr-c
January 3, 2025 05:38 41m 59s master
January 3, 2025 05:38 41m 59s
x86 sse2: fix _mm_pause for RISCV systems
CodeQL #1922: Commit ed042d5 pushed by mr-c
January 3, 2025 05:38 32m 23s master
January 3, 2025 05:38 32m 23s
Fix SQDMULL implementation for 32-bit inputs.
CI #4313: Pull request #1255 synchronize by Syonyk
January 3, 2025 00:16 1h 0m 15s Syonyk:qdmull_fix
January 3, 2025 00:16 1h 0m 15s
Fix SQDMULL implementation for 32-bit inputs.
CodeQL #1921: Pull request #1255 synchronize by Syonyk
January 3, 2025 00:16 44m 8s Syonyk:qdmull_fix
January 3, 2025 00:16 44m 8s
Fix SQDMULL implementation for 32-bit inputs.
CI #4312: Pull request #1255 opened by Syonyk
January 3, 2025 00:15 1m 18s Syonyk:qdmull_fix
January 3, 2025 00:15 1m 18s
Fix SQDMULL implementation for 32-bit inputs.
CodeQL #1920: Pull request #1255 opened by Syonyk
January 3, 2025 00:15 41m 12s Syonyk:qdmull_fix
January 3, 2025 00:15 41m 12s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CodeQL #1919: Pull request #1252 synchronize by mr-c
January 2, 2025 23:38 32m 31s Syonyk:rol_rename
January 2, 2025 23:38 32m 31s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CI #4311: Pull request #1252 synchronize by mr-c
January 2, 2025 23:38 1h 8m 16s Syonyk:rol_rename
January 2, 2025 23:38 1h 8m 16s
arm neon sli_n: Fix invalid shift warnings (#1253)
OSSAR #615: Commit 8067442 pushed by mr-c
January 2, 2025 23:38 2m 11s master
January 2, 2025 23:38 2m 11s
arm neon sli_n: Fix invalid shift warnings (#1253)
CodeQL #1918: Commit 8067442 pushed by mr-c
January 2, 2025 23:38 31m 24s master
January 2, 2025 23:38 31m 24s
arm neon sli_n: Fix invalid shift warnings (#1253)
deploy #252: Commit 8067442 pushed by mr-c
January 2, 2025 23:38 38s master
January 2, 2025 23:38 38s
arm neon sli_n: Fix invalid shift warnings (#1253)
CI #4310: Commit 8067442 pushed by mr-c
January 2, 2025 23:38 37m 52s master
January 2, 2025 23:38 37m 52s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CI #4309: Pull request #1252 synchronize by Syonyk
January 2, 2025 22:18 38m 18s Syonyk:rol_rename
January 2, 2025 22:18 38m 18s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CodeQL #1917: Pull request #1252 synchronize by Syonyk
January 2, 2025 22:18 28m 55s Syonyk:rol_rename
January 2, 2025 22:18 28m 55s
Fix invalid shift warning in vsli_n implementation.
CodeQL #1916: Pull request #1253 synchronize by Syonyk
January 2, 2025 20:14 1h 3m 10s Syonyk:sli_n_shift_fix
January 2, 2025 20:14 1h 3m 10s
Fix invalid shift warning in vsli_n implementation.
CI #4308: Pull request #1253 synchronize by Syonyk
January 2, 2025 20:14 2h 12m 53s Syonyk:sli_n_shift_fix
January 2, 2025 20:14 2h 12m 53s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CodeQL #1915: Pull request #1252 synchronize by Syonyk
January 2, 2025 20:13 45m 14s Syonyk:rol_rename
January 2, 2025 20:13 45m 14s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CI #4307: Pull request #1252 synchronize by Syonyk
January 2, 2025 20:13 1h 41m 50s Syonyk:rol_rename
January 2, 2025 20:13 1h 41m 50s
arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix.
CodeQL #1914: Pull request #1252 synchronize by Syonyk
January 2, 2025 20:08 34m 56s Syonyk:rol_rename
January 2, 2025 20:08 34m 56s
arm neon _vext_p6: reverse logic to avoid GCC14 i586 bug (#1251)
OSSAR #614: Commit e958b0a pushed by mr-c
January 2, 2025 19:53 14m 16s master
January 2, 2025 19:53 14m 16s