Skip to content

spara7C5/bitstreaming

Repository files navigation

bitstreaming

Workflow for Xilinx-FPGA design Tool: Vivado v2017.1 (64bit)

SIMULATION SCRIPT "scriptsim.sh" HOW TO:

1-create a directory (working directory) containing the sources you want to simulate

2-paste the script in the working directory

3-execute the script and follow the instructions showed in the prompt

About

Workflow for Xilinx-FPGA design

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors