Skip to content
View sumukhathreya's full-sized avatar
  • International Institute of Information Technology
  • Bengaluru
  • LinkedIn in/sumukhathreya

Block or report sumukhathreya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
sumukhathreya/README.md

Hi there 👋

Welcome to My GitHub Profile! 👋 About Me ℹ️ I am a recent Electronics Engineering graduate currently upskilling in Digital VLSI Design and Verification at IIIT Bangalore. My passion lies in hardware design and verification, and I am eager to contribute to innovative projects in this field. 🔌💡 Skills 🛠️ Digital VLSI Design 💻 Verification Techniques 🧪 Hardware Description Languages (Verilog, VHDL) 📐 FPGA Programming 🚀 Scripting Languages (TCL) 🐍

Projects 🚀:

  1. SOS Alert System for Women Safety
  2. Design and Development of a Cost-Effective 3-D Printer
  3. Design and Verification of a 16-bit RISC-V Processor using Verilog

Currently enhancing my skills in Digital VLSI Design and Verification at the K-VLSI training programme conducted by IIIT Bangalore. Excited to apply my knowledge to real-world projects and collaborate with like-minded individuals. 🌟 Contact Me 📧 sumukhathreya@gmail.com Feel free to reach out for collaborations, project ideas, or just to connect! Let's innovate together. 🚀 Thank you for visiting my GitHub profile! 🚀✨

Popular repositories Loading

  1. sumukhathreya sumukhathreya Public

    This is my profile

  2. SOS_Alert_System SOS_Alert_System Public

    The project aims to enhance safety for victims by providing a simple SOS push button. When pressed, it sends a message with the victim’s location and a help request to loved ones and the police. Th…

    C++

  3. 3-D_Printer 3-D_Printer Public

    Design and Development of a Cost-Effective 3-D Printer

  4. async_fifo async_fifo Public

    Verilog

  5. Design-and-Verfication-of-APB-AHB-Bridge Design-and-Verfication-of-APB-AHB-Bridge Public

    This repository contains the RTL design and verification of an APB (Advanced Peripheral Bus) to AHB (Advanced High-performance Bus) bridge. The APB to AHB bridge facilitates communication between l…

    Verilog

  6. Verfication-of-APB-Slave-using-SV Verfication-of-APB-Slave-using-SV Public