Skip to content

avoid latch #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
RuihongY wants to merge 1 commit into
base: master
Choose a base branch
from
Open

avoid latch #1

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 4 additions & 2 deletions pymtl3_net/ringnet/RingRouteUnitRTL.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,12 +7,13 @@
Author : Yanghui Ou, Cheng Tan
Date : April 6, 2019
"""


from copy import deepcopy

from pymtl3 import *
from pymtl3.stdlib.stream.ifcs import RecvIfcRTL, SendIfcRTL

from .directions import *
from .....lib.basic.val_rdy.ifcs import RecvIfcRTL, SendIfcRTL


class RingRouteUnitRTL( Component ):
Expand Down Expand Up @@ -63,6 +64,7 @@ def up_ru_routing():
s.send_msg_wire @= s.recv.msg
for i in range( s.num_outports ):
s.send[i].val @= 0
s.send[i].msg @= 0

if s.recv.val:
if s.pos == s.recv.msg.dst:
Expand Down
5 changes: 3 additions & 2 deletions pymtl3_net/xbar/XbarRouteUnitRTL.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -8,7 +8,7 @@
Date : Apr 16, 2020
'''
from pymtl3 import *
from pymtl3.stdlib.stream.ifcs import RecvIfcRTL, SendIfcRTL
from .....lib.basic.val_rdy.ifcs import RecvIfcRTL, SendIfcRTL

class XbarRouteUnitRTL( Component ):

Expand Down Expand Up @@ -40,12 +40,13 @@ def construct( s, PacketType, num_outports ):

@update
def up_ru_routing():
s.out_dir @= trunc( s.recv.msg.dst, dir_nbits )
s.out_dir @= zext(b1(0), dir_nbits)

for i in range( num_outports ):
s.send[i].val @= b1(0)

if s.recv.val:
s.out_dir @= trunc( s.recv.msg.dst, dir_nbits )
s.send[ s.out_dir ].val @= b1(1)

@update
Expand Down