Here are
629 public repositories
matching this topic...
DDR2 memory controller written in Verilog
Updated
Feb 28, 2012
Verilog
An 8 input interrupt controller written in Verilog.
Updated
Mar 22, 2012
Verilog
Graphics processor and ACX705AKM LCD driver hardware implementation and misc.
PDP1 implementaton in Verilog
Updated
Jul 30, 2015
Verilog
Code for online course From Nand to Tetris
Updated
Mar 4, 2016
Assembly
A Hardware Description Language for logic gates interpreted by js
Updated
Sep 14, 2016
JavaScript
Various utilities for HDL applications
Updated
Oct 24, 2016
Verilog
Data General NOVA in Verilog
Updated
Dec 29, 2016
Verilog
Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher.
Updated
Feb 14, 2017
Verilog
My practice in the course of nand 2 tetris
Updated
Mar 6, 2017
Scilab
VHDL implemetation of LUX algorithm
Updated
Mar 11, 2017
VHDL
Updated
Mar 13, 2017
Forth
Updated
Mar 23, 2017
Verilog
Nand 2 Tetris progression
The FPGA design for the FreeSRP's Artix 7 FPGA
Scheme hardware description language
Updated
Apr 17, 2017
Scheme
A coocbook of HDL (primarily Verilog) modules
Updated
Apr 24, 2017
Verilog
HDL for Node-RED, utilizing pure JavaScript HDL Buspro driver
Updated
Apr 29, 2017
HTML
Updated
May 6, 2017
SystemVerilog
Improve this page
Add a description, image, and links to the
hdl
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
hdl
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.