This repository is a placeholder for the UCIe implementation taped out on the 2025 Q2 Intel 16 FinFET university shuttle.
RTL, schematics, and detailed design documentation will be published here once the corresponding paper is accepted and published (due to pre-publication requirements).