-
Notifications
You must be signed in to change notification settings - Fork 7
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Scrambler Module #57
Scrambler Module #57
Conversation
src/main/scala/Scrambler.scala
Outdated
LFSR.io.seed.bits := VecInit(io.seed.asBools) | ||
LFSR.io.seed.valid := (reset.asBool) | ||
val LFSR_result = LFSR.io.out | ||
// printf(cf"$LFSR_result.asUInt") |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
can remove this line
src/main/scala/Scrambler.scala
Outdated
LFSR.io.increment := io.valid | ||
LFSR.io.seed.bits := VecInit(io.seed.asBools) | ||
LFSR.io.seed.valid := (reset.asBool) | ||
val LFSR_result = LFSR.io.out |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
do you need this? does LFSR.io.out.asUInt
not work?
c.clock.step() | ||
c.io.valid.poke(true.B) | ||
|
||
c.io.data_in(0).poke(1.U(16.W)) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
would be good to add a few more clock steps to the test
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
lgtm
Multi-lane scrambler module with simple test