Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enum for Rdi sb width #58

Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open

Enum for Rdi sb width #58

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
694b8b7
Enum for Rdi sb width
Nov 29, 2023
871d4b3
formatted scala
Nov 29, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 4 additions & 3 deletions src/main/scala/interfaces/Rdi.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ package interfaces
import chisel3._
import chisel3.util._

case class RdiParams(width: Int, sbWidth: Int)
case class RdiParams(width: Int, sbWidth: RdiSbWidth.Value)

/** The raw D2D interface (RDI), from the perspective of the D2D Adapter. */
class Rdi(rdiParams: RdiParams) extends Bundle {
Expand Down Expand Up @@ -80,8 +80,9 @@ class Rdi(rdiParams: RdiParams) extends Bundle {
val lpWakeReq = Output(Bool())
val plWakeAck = Input(Bool())

val plConfig = Flipped(Valid(UInt(rdiParams.sbWidth.W)))
val sbWidth = rdiParams.sbWidth.id
val plConfig = Flipped(Valid(UInt(sbWidth.W)))
val plConfigCredit = Input(Bool())
val lpConfig = Valid(UInt(rdiParams.sbWidth.W))
val lpConfig = Valid(UInt(sbWidth.W))
val lpConfigCredit = Output(Bool())
}
6 changes: 6 additions & 0 deletions src/main/scala/interfaces/Types.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -96,3 +96,9 @@ object FlitFormat extends ChiselEnum {
val latencyOpt256NoOptional = Value(0x5.U(4.W))
val latencyOpt256Optional = Value(0x6.U(4.W))
}

object RdiSbWidth extends Enumeration {
val width8 = Value(8)
val width16 = Value(16)
val width32 = Value(32)
}