Skip to content

Logical phy #75

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 56 commits into from
Apr 22, 2024
Merged

Logical phy #75

merged 56 commits into from
Apr 22, 2024

Conversation

ansaschmulbach
Copy link
Collaborator

No description provided.

ansaschmulbach and others added 30 commits January 29, 2024 11:49
…o v1.1.2 (#44)

Co-authored-by: renovate[bot] <29139614+renovate[bot]@users.noreply.github.com>
Co-authored-by: renovate[bot] <29139614+renovate[bot]@users.noreply.github.com>
Co-authored-by: renovate[bot] <29139614+renovate[bot]@users.noreply.github.com>
Co-authored-by: renovate[bot] <29139614+renovate[bot]@users.noreply.github.com>
Co-authored-by: renovate[bot] <29139614+renovate[bot]@users.noreply.github.com>
The scalafmt sometimes creates weird formatting in the code. Since the chipyard framework does not check it, it can be removed.
@vikramjain236 vikramjain236 self-requested a review February 24, 2024 00:55
@vikramjain236 vikramjain236 requested a review from Jingyi99 March 14, 2024 18:59
@@ -4,6 +4,11 @@ package interfaces
import chisel3._
import chisel3.util._

class FifoParams extends Bundle {
Copy link
Collaborator

@vikramjain236 vikramjain236 Mar 26, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

is this Params or bundle?
What is this used for? can you not make clk and reset as signals in the main bundle?

/** Data to transmit on the sideband.
*
* Output from the async FIFO.
*/
val txData = Decoupled(Bits(afeParams.sbSerializerRatio.W))
val txData = Input(UInt(afeParams.sbWidth.W))
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why is tx an input? Same with rx being an output? I know you might have flipped it but makes readability hard.

val out = Decoupled(UInt(params.outWidth.W))
}

class DataWidthCoupler(params: DataWidthCouplerParams) extends Module {
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can you add some comment on top of this class on what this does and where it is used?


class Lanes(
afeParams: AfeParams,
queueParams: AsyncQueueParams,
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

are you taking the default queueParams? if yes, make sure the queue has sync>=3.

@ansaschmulbach ansaschmulbach merged commit b9867a4 into main Apr 22, 2024
1 check passed
@ansaschmulbach ansaschmulbach deleted the logical-phy branch April 22, 2024 19:47
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants