Skip to content

feat(riscv): Add an extended setting function for the sstatus register; Refresh all instruction caches before entering the user program space to resolve user program errors#36

Open
elliott10 wants to merge 1 commit intoarceos-org:mainfrom
elliott10:main

Conversation

@elliott10
Copy link
Copy Markdown

  • Add an extended setting function for the sstatus register;
  • Refresh all instruction caches before entering the user program space to resolve user program errors
  • Add feature of T-Head CPU xuantie-c9xx

And, before entering the user program space, refresh all instruction caches to resolve user program errors that occur on xuantie-c9xx platform;
Add feature of T-Head CPU xuantie-c9xx;
Comment thread src/riscv/uspace.rs
self.0.regs.sp
}

/// Sets the sstatus register.
Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could this fn be xuantie-specific?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants