Skip to content

feat(riscv): Add an extended setting function for the sstatus register; Refresh all instruction caches before entering the user program space to resolve user program errors #36

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
elliott10 wants to merge 1 commit into
base: main
Choose a base branch
from

feat(riscv): Add an extended setting function for the sstatus register;

90b5c52
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

feat(riscv): Add an extended setting function for the sstatus register; Refresh all instruction caches before entering the user program space to resolve user program errors #36

feat(riscv): Add an extended setting function for the sstatus register;
90b5c52
Select commit
Loading
Failed to load commit list.

Annotations

1 warning
test / test
succeeded Apr 14, 2026 in 18s