Skip to content

CI

CI #5284

Re-run triggered September 16, 2024 10:23
Status Success
Total duration 5m 6s
Artifacts 37

ci.yml

on: schedule
Build dependencies
2m 9s
Build dependencies
bittide-instances hardware-in-the-loop test matrix generation
14s
bittide-instances hardware-in-the-loop test matrix generation
bittide-instances synthesis matrix generation
13s
bittide-instances synthesis matrix generation
license-check
9s
license-check
Basic linting
25s
Basic linting
bittide-experiments unittests
48s
bittide-experiments unittests
Bittide tests
6m 23s
Bittide tests
Rust Lints
37s
Rust Lints
Firmware Support Unit Tests
2m 19s
Firmware Support Unit Tests
Host Tools Unit Tests
27s
Host Tools Unit Tests
Firmware Limit Checks
37s
Firmware Limit Checks
bittide-instances doctests
48s
bittide-instances doctests
bittide-instances unittests
1m 31s
bittide-instances unittests
Matrix: synth
Matrix: HITL
Generate clock control report
2m 24s
Generate clock control report
All jobs finished
4s
All jobs finished
Fit to window
Zoom out
Zoom in

Annotations

4 warnings
HITL (boardTestSimple, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (fincFdecTests, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (syncInSyncOut, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
CC-HITLT Plot Sources
1.11 MB
Clock Control Reports
861 KB
_build-fullMeshHwCcTest-debug
3.66 MB