Skip to content
CI

CI #5284

Sign in to view logs

CI

CI #5284

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Build dependencies
2m 9s
Build dependencies
2m 9s
Build dependencies
2m 9s
bittide-instances hardware-in-the-loop test matrix generation
14s
bittide-instances hardware-in-the-loop test matrix generation
14s
bittide-instances hardware-in-the-loop test matrix generation
14s
bittide-instances synthesis matrix generation
13s
bittide-instances synthesis matrix generation
13s
bittide-instances synthesis matrix generation
13s
license-check
9s
license-check
9s
license-check
9s
Basic linting
25s
Basic linting
25s
Basic linting
25s
Bittide tests
6m 23s
Bittide tests
6m 23s
Bittide tests
6m 23s
bittide-experiments unittests
48s
bittide-experiments unittests
48s
bittide-experiments unittests
48s
bittide-instances doctests
48s
bittide-instances doctests
48s
bittide-instances doctests
48s
Firmware Limit Checks
37s
Firmware Limit Checks
37s
Firmware Limit Checks
37s
bittide-instances unittests
1m 31s
bittide-instances unittests
1m 31s
bittide-instances unittests
1m 31s
synth (callisto3, pnr)
3m 58s
synth (callisto3, pnr)
3m 58s
synth (callisto3, pnr)
3m 58s
synth (counterReducedPins, pnr)
3m 20s
synth (counterReducedPins, pnr)
3m 20s
synth (counterReducedPins, pnr)
3m 20s
Firmware Support Unit Tests
2m 19s
Firmware Support Unit Tests
2m 19s
Firmware Support Unit Tests
2m 19s
Host Tools Unit Tests
27s
Host Tools Unit Tests
27s
Host Tools Unit Tests
27s
synth (elasticBuffer5, pnr)
3m 30s
synth (elasticBuffer5, pnr)
3m 30s
synth (elasticBuffer5, pnr)
3m 30s
synth (gatherUnit1K, hdl)
1m 19s
synth (gatherUnit1K, hdl)
1m 19s
synth (gatherUnit1K, hdl)
1m 19s
synth (gatherUnit1KReducedPins, pnr)
3m 48s
synth (gatherUnit1KReducedPins, pnr)
3m 48s
synth (gatherUnit1KReducedPins, pnr)
3m 48s
Rust Lints
37s
Rust Lints
37s
Rust Lints
37s
synth (safeDffSynchronizer, pnr)
3m 7s
synth (safeDffSynchronizer, pnr)
3m 7s
synth (safeDffSynchronizer, pnr)
3m 7s
synth (scatterUnit1K, hdl)
1m 18s
synth (scatterUnit1K, hdl)
1m 18s
synth (scatterUnit1K, hdl)
1m 18s
synth (scatterUnit1KReducedPins, pnr)
3m 44s
synth (scatterUnit1KReducedPins, pnr)
3m 44s
synth (scatterUnit1KReducedPins, pnr)
3m 44s
synth (si5391Spi, pnr)
5m 2s
synth (si5391Spi, pnr)
5m 2s
synth (si5391Spi, pnr)
5m 2s
synth (stabilityChecker_3_1M, pnr)
3m 7s
synth (stabilityChecker_3_1M, pnr)
3m 7s
synth (stabilityChecker_3_1M, pnr)
3m 7s
synth (switchCalendar1k, hdl)
3m 1s
synth (switchCalendar1k, hdl)
3m 1s
synth (switchCalendar1k, hdl)
3m 1s
synth (switchCalendar1kReducedPins, pnr)
5m 2s
synth (switchCalendar1kReducedPins, pnr)
5m 2s
synth (switchCalendar1kReducedPins, pnr)
5m 2s
synth (boardTestExtended, test)
5m 39s
synth (boardTestExtended, test)
5m 39s
synth (boardTestExtended, test)
5m 39s
synth (boardTestSimple, test)
4m 59s
synth (boardTestSimple, test)
4m 59s
synth (boardTestSimple, test)
4m 59s
synth (fincFdecTests, test)
6m 59s
synth (fincFdecTests, test)
6m 59s
synth (fincFdecTests, test)
6m 59s
synth (fullMeshHwCcTest, test)
13m 26s
synth (fullMeshHwCcTest, test)
13m 26s
synth (fullMeshHwCcTest, test)
13m 26s
synth (fullMeshHwCcWithRiscvTest, test)
16m 18s
synth (fullMeshHwCcWithRiscvTest, test)
16m 18s
synth (fullMeshHwCcWithRiscvTest, test)
16m 18s
synth (fullMeshSwCcTest, test)
1m 0s
synth (fullMeshSwCcTest, test)
16m 57s
synth (fullMeshSwCcTest, test)
16m 57s
synth (hwCcTopologyTest, test)
13m 34s
synth (hwCcTopologyTest, test)
13m 34s
synth (hwCcTopologyTest, test)
13m 34s
synth (linkConfigurationTest, test)
14m 38s
synth (linkConfigurationTest, test)
14m 38s
synth (linkConfigurationTest, test)
14m 38s
synth (syncInSyncOut, test)
5m 50s
synth (syncInSyncOut, test)
5m 50s
synth (syncInSyncOut, test)
5m 50s
synth (temperatureMonitor, test)
5m 29s
synth (temperatureMonitor, test)
5m 29s
synth (temperatureMonitor, test)
5m 29s
synth (transceiversUpTest, test)
24m 23s
synth (transceiversUpTest, test)
24m 23s
synth (transceiversUpTest, test)
24m 23s
synth (vexRiscvTest, test)
7m 30s
synth (vexRiscvTest, test)
7m 30s
synth (vexRiscvTest, test)
7m 30s
HITL
0s
Generate clock control report
33s
Generate clock control report
2m 29s
Generate clock control report
2m 24s
All jobs finished
5s
All jobs finished
4s
All jobs finished
4s
HITL (boardTestExtended, test)
1m 41s
HITL (boardTestExtended, test)
1m 41s
HITL (boardTestSimple, test)
1m 26s
HITL (boardTestSimple, test)
1m 26s
HITL (fincFdecTests, test)
1m 10s
HITL (fincFdecTests, test)
1m 10s
HITL (fullMeshHwCcTest, test)
2m 17s
HITL (fullMeshHwCcTest, test)
2m 14s
HITL (fullMeshHwCcWithRiscvTest, test)
2m 28s
HITL (fullMeshHwCcWithRiscvTest, test)
2m 28s
HITL (fullMeshSwCcTest, test)
2m 52s
HITL (fullMeshSwCcTest, test)
2m 52s
HITL (hwCcTopologyTest, test)
6m 37s
HITL (hwCcTopologyTest, test)
6m 37s
HITL (linkConfigurationTest, test)
1m 30s
HITL (linkConfigurationTest, test)
1m 30s
HITL (syncInSyncOut, test)
1m 25s
HITL (syncInSyncOut, test)
1m 25s
HITL (temperatureMonitor, test)
1m 32s
HITL (temperatureMonitor, test)
1m 32s
HITL (transceiversUpTest, test)
3m 1s
HITL (transceiversUpTest, test)
3m 1s
HITL (vexRiscvTest, test)
1m 12s
HITL (vexRiscvTest, test)
1m 12s
10h 21m 55s