Verilog: type for SVA sequences #1041
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog_sva_sequence
branch
13 times, most recently
from
6e00af7 to
6634876
Compare
kroening
force-pushed
the
verilog_sva_sequence
branch
2 times, most recently
from
b6d24d5 to
efe7e01
Compare
The Verilog standard requires sequences for certain expression operands. This adds a type for sequences to distinguish them from properties and state formulas.
kroening
force-pushed
the
verilog_sva_sequence
branch
from
efe7e01 to
c9673b3
Compare
tautschnig
approved these changes
Apr 6, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The Verilog standard requires sequences for certain expression operands.
This adds a type for sequences to distinguish them from properties and state
formulas.