Skip to content

Verilog: add missing expression precedences #1390

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 10, 2025
+2 −0

Verilog: add missing expression precedences

e73ac32
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Verilog: add missing expression precedences #1390

Verilog: add missing expression precedences
e73ac32
Select commit
Loading
Failed to load commit list.

Annotations

2 warnings
check-ubuntu-24_04-make-clang
succeeded Nov 6, 2025 in 2m 59s