Verilog: fix grammar for gate instances #1499
+19
−8
Merged
Loading