-
Notifications
You must be signed in to change notification settings - Fork 50
Issues: eirikpre/VSCode-SystemVerilog
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Verilator problem matcher regex doesn't actually detect anything
#231
opened Jul 18, 2024 by
alex-the-new-guy
Feature request, input/output signals use different colors
enhancement
New feature or request
#221
opened Jan 21, 2024 by
haimag
When instantiating, the signal can be listed in the form of wire
#220
opened Jan 19, 2024 by
haidoph
'Goto definition' doesn't work if there is a package import in the module header
#189
opened Dec 7, 2022 by
lvoudour
Nested parenthesis within a port instantiation breaks syntax highlighting pattern on the next line
#188
opened Oct 26, 2022 by
birdybro
Auto module instantiation cannot handle module with parameters correctly
#159
opened Apr 27, 2022 by
yiancar
Allow selecting your syntax highlighting if 2 extension offer syntax highlighting for SystemVerilog
#137
opened Dec 2, 2021 by
mrvkino
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.