Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[RISCV] Support non-power-of-2 types when expanding memcmp #114971

Open
wants to merge 4 commits into
base: users/wangpc-pp/spr/main.riscv-support-non-power-of-2-types-when-expanding-memcmp
Choose a base branch
from
Open

[RISCV] Support non-power-of-2 types when expanding memcmp #114971

wants to merge 4 commits into from
+96 −896

Commits on Nov 5, 2024

  1. [𝘀𝗽𝗿] initial version 

    Created using spr 1.3.6-beta.1
    @wangpc-pp
    wangpc-pp committed Nov 5, 2024
    Configuration menu
    Copy the full SHA
    13fcd84 View commit details
    Browse the repository at this point in the history

  2. Set max bytes 

    Created using spr 1.3.6-beta.1
    @wangpc-pp
    wangpc-pp committed Nov 5, 2024
    Configuration menu
    Copy the full SHA
    3fd27bd View commit details
    Browse the repository at this point in the history

Commits on Nov 6, 2024

  1. Vector load size should be at least 2*XLen or the codegen isn't optimal 

    Created using spr 1.3.6-beta.1
    @wangpc-pp
    wangpc-pp committed Nov 6, 2024
    Configuration menu
    Copy the full SHA
    5dfa889 View commit details
    Browse the repository at this point in the history

  2. Use VP nodes and rebase on #115162 

    Created using spr 1.3.6-beta.1
    @wangpc-pp
    wangpc-pp committed Nov 6, 2024
    Configuration menu
    Copy the full SHA
    e57dde9 View commit details
    Browse the repository at this point in the history