Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merge Dev into Main #49

Merged
merged 30 commits into from
Dec 27, 2023
Merged

Merge Dev into Main #49

merged 30 commits into from
Dec 27, 2023

Conversation

saursin
Copy link
Owner

@saursin saursin commented Dec 27, 2023

  • Add Compressed ISA support
  • Add json configs and cfgparse flow
  • Autogeneration of HydrogenSoC using paramatrized crossbar
  • Add support for Altera DE0-CV FPGA

- cfgparse introduces a new flow which uses json files to
  capture verilog dependencies, and generate flags using cfgparse.py
  for various tools, filelists, tcl scripts etc.
- remove static .F files
- Introduces a new paramatrized crossbar
- Defines macros to enable/disable peripherals at will
- Update config file with new socparameters
@saursin saursin merged commit f0d15fc into main Dec 27, 2023
6 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

1 participant