Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Merge Dev into Main #49

Merged
merged 30 commits into from
Dec 27, 2023
Merged

Merge Dev into Main #49

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
30 commits
Select commit Hold shift + click to select a range
ac950a5
add support for RV compressed extension
saursin Nov 18, 2023
529305a
fix atombones_config.vh
saursin Nov 19, 2023
c073511
Add cfgparse flow
saursin Nov 24, 2023
87bfec8
Use cfgparse flow in yosys synth; minor fixes
saursin Nov 24, 2023
47f2a22
minor Fixes
saursin Nov 26, 2023
f5ad5e9
cfgparse: add support for conditionals
saursin Nov 26, 2023
7e47e23
cfgparse: add support for polymorphism in json cfg
saursin Nov 26, 2023
5afc714
cfgparse: add cli option to override param in json
saursin Dec 13, 2023
2855d55
cfgparse: add support for variable expansion
saursin Dec 15, 2023
44f92b1
fix cfgparse
saursin Dec 17, 2023
58d42a0
rtl: fcosmetic changes inRVC aligner
saursin Dec 17, 2023
d25af6e
core: fix multidriver bug related to RVC integration
saursin Dec 18, 2023
1ba052a
cfgparse: fix
saursin Dec 18, 2023
72d4582
hsoc: Make hydrogensoc configurable
saursin Dec 24, 2023
cd2dfe0
synth: update xilinx build
saursin Dec 24, 2023
13fda81
bootldr: refactor; make configurable
saursin Dec 24, 2023
efdcf9e
bootloader: refactor
saursin Dec 25, 2023
27bcf8b
fpga: support for altera de0-cv
saursin Dec 25, 2023
ee18dd3
cleanup and refactor
saursin Dec 25, 2023
8e8dbc9
update atombones config json
saursin Dec 25, 2023
0b2d02a
de0-cv: update tcl & makefile
saursin Dec 26, 2023
15da939
bootl: refactor; add uartboot
saursin Dec 26, 2023
2a8b434
hsoc: add optional rst_i inverter
saursin Dec 26, 2023
05e244a
minor changes; change clk freq to 50MHz for de0-cv
saursin Dec 26, 2023
5ce3a3c
minor changes in examples
saursin Dec 26, 2023
ae8a984
add xmsend.py script for xmodem upload
saursin Dec 26, 2023
87de455
fix yosys build: use verilog generation flow
saursin Dec 26, 2023
f3e2571
add requirements.txt
saursin Dec 26, 2023
75ebe3d
Refactor makefiles; use print funcs from common.mk
saursin Dec 27, 2023
7daaeac
update readme
saursin Dec 27, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,8 @@ doc/doxygen/
doc/*.pdf
docs/_build/
*.out
*.vcd
python/

simport
userport
70 changes: 0 additions & 70 deletions AtomBones.gtkw
View file
Open in desktop

This file was deleted.

88 changes: 0 additions & 88 deletions HydrogenSoC.gtkw
View file
Open in desktop

This file was deleted.

Loading