takatz28 / RISCY-Processor Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

Final project for the class "Digital Design with Verilog and SystemVerilog"

2 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
files		files
.gitattributes		.gitattributes
Instruction List.JPG		Instruction List.JPG
Instructions.pdf		Instructions.pdf
README.md		README.md
Schematic.pdf		Schematic.pdf

Repository files navigation

"RISC-Y" Processor

A synchronous 8-bit processor written in SystemVerilog that can perform the following operations:

Load/store
Arithmetic (add and subtract)
Logical (AND, OR, NOT, XOR)
Branch (unconditional and flag-based)

About

Final project for the class "Digital Design with Verilog and SystemVerilog"

processor verilog systemverilog risc-processor

Report repository

Releases

No releases published

Packages

No packages published

Languages

SystemVerilog 100.0%