#

wishbone-master

Here is 1 public repository matching this topic...

daringpatil3134 / SPI_Serial_Peripheral_Interface_Verilog_Modules

Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device

spi-interface rtl verilog spi hdl testbench verilog-hdl wishbone spi-master spi-protocol spi-slave verilog-project clock-generator verilog-code verilog-rtl-model wishbone-master

Updated Jul 7, 2024
Verilog

Improve this page

Add a description, image, and links to the wishbone-master topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the wishbone-master topic, visit your repo's landing page and select "manage topics."