Skip to content

Invert condition logic for alternation switch optimization in source …

7f657d5
Select commit
Loading
Failed to load commit list.
Merged

Port alternation switch optimization from source generator to RegexCompiler #122959

Invert condition logic for alternation switch optimization in source …
7f657d5
Select commit
Loading
Failed to load commit list.
Azure Pipelines / runtime-dev-innerloop (Build linux_musl-x64 debug Musl_Validation) succeeded Jan 26, 2026 in 16m 14s

Build linux_musl-x64 debug Musl_Validation succeeded