Skip to content

Invert condition logic for alternation switch optimization in source …

7f657d5
Select commit
Loading
Failed to load commit list.
Merged

Port alternation switch optimization from source generator to RegexCompiler #122959

Invert condition logic for alternation switch optimization in source …
7f657d5
Select commit
Loading
Failed to load commit list.
Azure Pipelines / runtime-dev-innerloop (Build linux-x64 debug Libraries_WithPackages) succeeded Jan 26, 2026 in 25m 46s

Build linux-x64 debug Libraries_WithPackages succeeded