Skip to content

Invert condition logic for alternation switch optimization in source …

7f657d5
Select commit
Loading
Failed to load commit list.
Merged

Port alternation switch optimization from source generator to RegexCompiler #122959

Invert condition logic for alternation switch optimization in source …
7f657d5
Select commit
Loading
Failed to load commit list.
Azure Pipelines / runtime (Build osx-x64 Debug Mono_MiniJIT_LibrariesTests) succeeded Jan 26, 2026 in 1h 14m 59s

Build osx-x64 Debug Mono_MiniJIT_LibrariesTests succeeded