Skip to content

Invert condition logic for alternation switch optimization in source …

7f657d5
Select commit
Loading
Failed to load commit list.
Merged

Port alternation switch optimization from source generator to RegexCompiler #122959

Invert condition logic for alternation switch optimization in source …
7f657d5
Select commit
Loading
Failed to load commit list.
Azure Pipelines / runtime-vmr-validation succeeded Jan 26, 2026 in 3h 24m 13s

Build #20260126.51 succeeded

Details

Tests

  • Failed: 0 (0.00%)
  • Passed: 78 (82.98%)
  • Other: 16 (17.02%)
  • Total: 94