Skip to content

Port alternation switch optimization from source generator to RegexCompiler #122959

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
stephentoub merged 4 commits into from
Jan 27, 2026
+337 −77

Invert condition logic for alternation switch optimization in source …

7f657d5
Select commit
Loading
Failed to load commit list.
Merged

Port alternation switch optimization from source generator to RegexCompiler #122959

Invert condition logic for alternation switch optimization in source …
7f657d5
Select commit
Loading
Failed to load commit list.
Azure Pipelines / runtime (Build Libraries Test Run checked coreclr osx arm64 Debug) succeeded Jan 26, 2026 in 18m 45s

Build Libraries Test Run checked coreclr osx arm64 Debug succeeded

0 errors / 0 warnings

View more details on Azure Pipelines